The practical design of GaN-based Schottky barrier diodes (SBDs) incorporating a field plate (FP) structure necessitates an understanding of their working mechanism and optimization criteria. In this work, the influences of the parameters of FPs upon breakdown of the diode are investigated in detail and the design rules of FP structures for GaN-based SBDs are presented for a wide scale of material and device parameters. By comparing three representative dielectric materials (SiO 2 , Si 3 N 4 and Al 2 O 3 / selected for fabricating FPs, it is found that the product of dielectric permittivity and critical field strength of a dielectric material could be used as an index to predict its potential performance for FP applications.
Introduction
Gallium nitride (GaN) has demonstrated its potential as an ideal semiconductor material for high power, high frequency, and high temperature device applications recently, thanks to its superior material characteristics such as large band gap, high breakdown electric field, and high electron saturation velocity OE1 . The figure of merit for power devices based on GaN is more than an order of magnitude higher than those of devices based on Si and GaAs OE1 6 . Recently, GaN-based Schottky barrier diodes (SBDs or Schottky rectifier) are being preferentially developed as a unipolar device, which could offer high switching speed and low reverse recovery loss as well as maintaining high blocking voltage. GaN-based SBDs have been fabricated on both foreign and native bulk substrates successfully, showing promising performance OE7 9 .
One critical parameter used to evaluate the performance of Schottky rectifiers is breakdown voltage (BV). The ideal reverse blocking capacity of a power device is primarily limited by the onset of avalanche breakdown resulting from impact ionizations OE3; 5 . Unfortunately, most GaN SBDs reported to date have shown BVs still much lower than their ideal values. For example, Zhu et al. reported a BV of 450 V for SBDs fabricated on sapphire substrate, yielding 50% of the theoretical prediction OE10 . Zhang et al. reported a 700 V BV for SBDs made directly on bulk GaN OE11 , which is considerably lower than the theoretical maximum BV as well. Besides the well-accepted high-defect-density in GaN epilayers, the low BVs obtained so far have generally been ascribed to premature breakdowns, which are initiated near the Schottky contact edge due to the field-crowding effect OE12 . To overcome such devicegeometry-related breakdown, developing specialized edge termination techniques are necessary to smooth out the electricalfield-peaks and maximize BVs. In past studies, several edge termination techniques have been successfully employed in Si and SiC Schottky rectifiers including: guard rings (GRs) OE13; 14 , field plates (FPs) OE15 18 , mesa structures OE19 , and junction termination extension (JTE) OE20; 21 or combinations thereof. The design rules of these techniques have been gradually developed based on the material properties of the semiconductor systems, respectively.
From the viewpoint of process simplification, the FP termination technique is preferentially implemented in power device design. In particular, until recently, FP termination was the most effective technique available for GaN-based power devices. As selective area p-type doping of GaN by ionimplantation is not mature and the resulting lattice-damage caused by ion bombardments cannot be easily healed by thermal treatment OE5 , application of JTE and GR in GaN-based power devices is very difficult OE22 . As a result, except for some theoretical studies OE12; 23; 24 , no successful experiments have been reported to date for GaN-based SBDs incorporating JTE or GR.
The FP termination technique has already been widely applied in GaN-based microwave power devices, especially in AlGaN/GaN-based high electron mobility transistors (HEMTs) OE25 29 , leading to a clear improvement on off-state BVs. An optimization study of FP structures for planar GaN HEMTs have been carried out by Karmalkar OE28 and Saito OE29 . General design rules of FPs were proposed by Karmalkar to achieve the lowest peak-electric-field strength along the twodimensional electron gas channel or along the surface of the AlGaN barrier layer. However, until recently, in terms of power devices like GaN-based SBDs, much less work has been re- ported for FP design and optimization except for several simple design rules OE12; 30 and a few scattered experimental results OE7; 11; 31; 32 . Still the FP techniques used in these reports sometimes do not lead to much improvement of the breakdown characteristics of the devices due to their non-optimized structural designs. Unlike planar GaN HEMTs, GaN-based SBDs normally feature a "quasi-vertical" structure with an N C GaN ohmic contact layer grown underneath the N GaN voltageblocking layer. Since the electrical field distribution in GaN HEMTs and GaN SBDs are quite different, the design rules of FPs developed for GaN HEMTs cannot be directly applied in the FP design of GaN SBDs. Therefore, a systematic study of modeling and optimization of FP structures is greatly needed for the development of high power GaN-based SBDs, especially for rectifier applications over 600 V blocking voltage.
In this work, a systematic study is carried out to develop a comprehensive set of FP design rules for quasi-vertical structure GaN-based SBDs. Calculations of ideal (one-dimensional) and unterminated diodes are performed firstly as references. Then numerical simulations of diodes incorporating FPs are conducted and the general working mechanism of FPs is theoretically analyzed. The effect of FP termination is found to be mainly determined by the field plate width, the dielectric film thickness, and the choice of the dielectric material OE14; 15 . Modeling and optimization of these parameters are carried out successively with structural parameters (doping concentration and thickness of the GaN epilayer) varying in a wide and reasonable range. Optimum values of the dielectric thickness and the corresponding BVs are calculated and compared for FPs using SiO 2 and Si 3 N 4 as the dielectric, respectively.
Device structure and simulation method

Device structure
The schematic structure shown in Fig. 1 is used as a standard device structure in this study. It is a simplified N C /N vertical GaN SBD. The N C GaN ohmic contact layer is assumed to have a doping concentration of 2 10 18 cm 3 with a thickness of 1 m. The structural parameters of the N voltage blocking layer are selected in wide ranges for comparing the performance of devices with different configurations: the doping Here it is assumed that all N-type dopants are fully ionized at room temperature. A Schottky barrier height (SBH) of 1 eV is used throughout the simulation study, which is close to the experimentally-determined SBH between Ni metal and GaN OE24 . The dielectric film thickness (T DIE / and the field plate width (W FP / are critical parameters to be investigated in details in the following sections. Since the N C GaN ohmic contact layer is highly conductive, the schematic structure mentioned above should be applicable for studying both GaN SBDs epitaxially grown on insulating sapphire substrate and GaN SBDs fabricated on conductive substrate like bulk GaN.
To simplify the calculation processes, only half of the SBD structure ( Fig. 1) is simulated thanks to the lateral symmetry of the device OE16 . The lateral size of the Schottky contact and the GaN epilayer are shortened to a reasonable length without influencing the breakdown characteristics. Since the size of the Schottky contacts of GaN SBDs required in practical high-power device applications is much larger than the length scale of their FP structures, the 2D simulation conducted in this work should represent the real 3D electric field distribution and breakdown characteristics nicely. The series resistance of the Ohmic contact and the interface charge are both neglected in regular simulations, while the influence of the latter is investigated separately.
Models and parameters used in simulations
Theoretical investigations are carried out using the ATLAS 2-D device simulator (Silvaco). All simulations are performed assuming a constant temperature of 300 K and using recentlyupdated material parameters listed in Table 1 .
The profile of electric field distribution is calculated by solving the Poisson equation and carrier continuity equations self-consistently. Breakdown of the Schottky junction is evaluated by calculation of ionization integrals for electrons and holes drifting along the direction of the electric field:
where˛n and˛p are ionization coefficients for electrons and holes, respectively, and W DD is the depth of the depletion region. As indicated in Eq. (1), BVs are determined when the ionization integral reaches and exceeds unity as the reverse voltage increases. Here,˛n and˛p are calculated using the van Overstraeten-de Man model as shown below:
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where E is the electric field strength, a n; p and b n; p are experimentally determined parameters listed in Table 1 OE34 . The same values of ionization coefficients are used for electrons and holes due to the lack of more detailed and reliable experimental data.
A one-dimensional (1-D) metal-semiconductor (MS) structure is firstly simulated as a reference. As there is no field crowding effect for the 1-D case, avalanche breakdown takes place uniformly in the high-field region of the device. Theoretical predictions of BVs for punch-through (PT) and non-punchthrough (NPT) situations can be summarized as:
; when T GaN > T PT ; namely NPT;
namely PT: 
Results and discussion
Unterminated situation (as reference)
To begin with, unterminated diodes without an FP are simulated as references (not shown). Simulation shows that the maximum electric field (E M / is located directly under the Schottky contact edge, while the field strength under the contact in the regions far away from the edge is much smaller and closer to the value of the 1-D simplified case. As is well known, the field crowding effect originates from the abrupt break of the Schottky metal contact, while the semiconductor layer underneath is extended. Based on the simulation of electric field profile it is observed two-dimensionally that: around the contact edge, the boundary of the depletion region forms a quartercircle shape with the contact edge as its center. All electric field lines which originate from the space charge within the quartercircle end up at the contact edge, leading to a significant enhancement of the field strength. On the contrary, far away from the contact edge, all electric field lines end up uniformly at the Schottky electrode.
To investigate the field crowding effect quantitatively, the field enhancement factor Á, defined as is introduced to characterize the degree of field crowding OE16 . Here E 0 represents the field strength under the Schottky contact center (point A in Fig. 1 ) and E M represents the maximum field strength locating under the Schottky contact edge (point B in Fig. 1 ). Based on our calculation results, it is found that for unterminated diodes, Á increases linearly with increasing the depth of the depletion region (W DD /. This is reasonable considering that: a deeper depletion region means that more electric field lines originating from the space charge will crowd together at the contact edge, leading to a higher field enhancement factor Á. Similar analysis was conducted in an early study on P C N diodes OE35 . An empirical formula can be generalized to describe the relationship between Á and W DD as: Á 1 C aW DD , where a is about 1.5 m 1 and has weak independence on other structural parameters. More details will be discussed in the following sections. 
General mechanism of the FP structure
The simulation results in Figs. 2 and 3 show the degree of field enhancement under the Schottky contact edge and how the FP takes its effect for non-punch-through (NPT) and punchthrough (PT) cases, respectively.
For NPT situation (e.g., N D D 10 Fig. 3 . Calculated E M , E 0 and Á as functions of V G , with (square marks) and without (circle marks) FP structure, for a PT diode.
where W DD is the depth of the depletion region, Á NPT is the enhancement factor, and Sch is the Schottky barrier height (1 eV). The above equations indicate that both E 0 and Á NPT are linearly dependent on p 1 V G ; while for E M D Á NPT E 0 , it would increase even faster as V G increases as shown in Fig. 2 , numerical simulations generate consistent results with these equations. As E M increases, avalanche breakdown takes place at the Schottky contact edge first of all. Correspondingly the BV is reduced to about 171 V due to field crowding, which is less than half of its ideal value (409 V).
For a PT situation (e.g., N D D 10 16 cm 3 , T GaN D 2 m), a relatively small voltage should be enough to punch through the diode. Physical analysis gives: 8 < :
These equations predict the same trends as indicated by the simulation results shown in Fig. 3 . That is: E 0 and E M are both linearly proportional to 1 -V G , while Á PT tends to saturate to a fixed value after an initial gradual increase. Further analysis indicates that the saturation point of Á PT occurs almost simultaneously as the complete depletion of the N GaN layer. This coincidence suggests that Á PT is mainly determined by the depth of the depletion region (W DD /. Again, due to the field crowding effect, the BV of this diode is reduced to about 325 V, about half of its ideal value (632 V).
With the help of a FP structure (e.g., the depletion region is expanded far beyond the contact edge by electrode overlap, and part of the electric field lines which originally crowd at the contact edge in unterminated diodes will end up at the FP electrode overlap instead. Thus the field crowding effect around the contact edge is alleviated and Á is greatly reduced (as shown in Figs. 2 and 3 by the curves with open square marks). As a result, the BVs are improved to 219 V and 486 V for NPT and PT cases, respectively.
However, as a cost, a second high field region is created inside the semiconductor and the dielectric material near the FP edge (point C in Fig. 1 ) when the FP is incorporated. Breakdown within this region becomes a new problem which has to be considered. Details will be discussed in the following sections.
Optimization of the FP width W FP
In the following sections, the influence and optimization of various FP parameters will be investigated successively based on our simulation. The width of the field plate (W FP / is studied first, which is an important parameter from the viewpoint of enhancing BVs and using the wafer area efficiently. Figure 4 
For both PT and NPT cases, our simulation suggests that W SAT W MDD , as shown in Fig. 4 . This coincidence is reasonable considering the fact that: an FP structure works its way by inducing the lateral field lines to end at the FP edge and correspondingly lowering the field peak at the original contact edge. Thus, a lateral distance comparable to the vertical depletion depth should be enough for an FP to take its effect.
054007-4 To better describe how BV and Á vary with W FP , exponential fittings are performed based on the simulation results using the following empirical equations: To conclude, we find that the optimum value of the FP width (W SAT / is approximately equivalent to W MDD of the Schottky junction. Use of an FP longer than W MDD leads to no apparent further improvement on BVs and unnecessary wafer area consumption. To simplify calculation processes, W FP is set to be equal to W MDD in all the following simulations.
Optimization of the dielectric film thickness (T DIE / for an FP
Simulations have shown that T DIE plays a key role in FP edge termination. Generally speaking, when W FP is set to be long enough, a thinner dielectric film will lead to a stronger influence on the electric field re-distribution underneath. However, if the dielectric film is too thin, as V G increases breakdown could take place within the dielectric film, which would then become a new limit of BV for the whole device.
Calculation shows that the maximum voltage drop upon the dielectric film is located at the FP edge, where dielectric breakdown should happen first of all due to the corresponding high field strength. The breakdown limit of the dielectric film (BV DIE / is estimated thus: the voltage drop (V FP D V D V C , as shown in Fig. 1 ) over the dielectric film is calculated to evaluate the average field strength within the film (E FP / at the FP edge. BV DIE is obtained when E FP exceeds the critical electric field (E C / of the dielectric material. Here a mean-field approximation is adopted because the field distribution within the Fig. 1 firstly as V G increases, giving BV D BV GaN ; while if T DIE < T OPT , dielectric breakdown would firstly take place at the FP edge instead (point C in Fig. 1 ), giving BV D BV DIE /. Based on the above analysis, T OPT and the maximum BVs (BV M / can be determined by calculating BV GaN and BV DIE with T DIE as a variable.
Simulations are carried out to determine T OPT of GaN SBDs with a wide range of structural parameters (N D and T GaN /. A series of BV curves are illustrated in Fig. 6 for diodes with N D D 10 16 cm 3 . Since these diodes work in PT mode, BV GaN is mainly determined by T GaN , and increases as T DIE decreases as a result of the enhanced FP effect. Meanwhile, BV DIE is mainly determined by T DIE , and also increases as T GaN increases, this is because a thicker GaN epilayer will block more reverse voltage for the dielectric film. Generally, an up-shift of BV DIE versus. T DIE curves is observed as T GaN increases. T OPT can be found at the intersection point of BV GaN versus T DIE and BV DIE versus T DIE curves. For NPT cases (not shown here), BV GaN is mainly determined by N D and increases as T DIE decreases; while BV DIE is mainly determined by T DIE and decreases as N D increases. T OPT of NPT diodes is usually much smaller than that of PT diodes, as their relatively low BVs allow smaller values of T DIE .
In addition, our simulations indicates that BV decreases much more rapidly when T DIE < T OPT than when T DIE > T OPT . Thus, a dielectric film thickness (T DIE / slightly larger than T OPT should be adopted in practical FP design to reduce the adverse impact of process variations OE15 .
Influence of dielectric permittivity " DIE on BVs
To investigate how the dielectric permittivity (" DIE / of the FP material influences the breakdown characteristics of GaN SBDs, three frequently-used dielectric materials (SiO 2 , Si 3 N 4 and Al 2 O 3 / are selected and compared for FP applications. In this simulation study, dielectric constant " DIE and critical electric field E C are two key parameters being specified. The following values are adopted: for SiO 2 , " DIE D 3.9 and E C D 10 MV/cm; for Si 3 N 4 , " DIE D 7.5 and E C D 10 MV/cm OE38 ; and for Al 2 O 3 , " DIE D 9 and E C D 7.2 MV/cm OE39 . Dielectric breakdown is determined in the same way as used in the previous section.
Simulation results are illustrated in Simulations of electric field profile reveal that FPs made by high-k dielectric materials work more effectively to spread the high-field region out and smooth the field peak. Karmalkar linked T DIE and " DIE together and defined a parameter called effective dielectric thickness T DIE /" DIE OE28 . It can be used to predict how effective the FPs average the electric field around the Schottky contact edge, as FP is actually a metal-insulatorsemiconductor structure acting like a capacitor. This is reasonable considering that a larger capacitance for an FP means more electric field lines will end up at the FP contact overlap instead of the Schottky contact edge. Generally, an FP using a high-k dielectric will be more effective for improving BV GaN . It should also be noted that when using a high-k dielectric FP, BV GaN decreases relatively slower as T DIE increases. Similar conclusions were drawn by Kumta OE18 and Ikeda OE40 . Meanwhile, trends of BV DIE as a function of T DIE are more complicated, as shown in Fig. 7 . Firstly, although the same value of E C for Si 3 N 4 and SiO 2 is adopted, BV DIE (Si 3 N 4 / is considerable larger than BV DIE (SiO 2 /. This could be ascribed to the smaller electric field strength underneath the high-k dielectric FP (e.g., Si 3 N 4 /. According to Maxwell's equation, the electric displacement vector should be continuous at the semiconductor/dielectric interface. Thus, the electric field strength within the Si 3 N 4 film should be smaller than increases. This suggests that the product of " DIE and E C can be used as an index to characterize a material's potential as a good insulator for FP applications. Based on this study, Si 3 N 4 has the best potential performance to enhance BVs among these three dielectric materials, and Al 2 O 3 is also promising. A SiO 2 FP is not the best choice according to this calculation; nevertheless it is widely used due to the simpler processing techniques required and possible better interface properties with GaN. Another advantage of using Al 2 O 3 and Si 3 N 4 as an FP insulator is the reduced dependence of BV GaN on T DIE when T DIE > T OPT . Thus, the tolerance margin of T DIE for achieving high BVs is enlarged when using high-k dielectric FP, which is important from the viewpoint of increasing manufacturing yield. Today most high-voltage GaN SBDs fabricated on foreign substrates work in PT mode due to their low voltage-blocking layer thickness T GaN or low doping concentration N D . As mentioned above, the T OPT of these diodes are mainly determined by BV GaN , which is a linear function of T GaN . Empirical equations can be developed to roughly describe the relationship between T OPT and T GaN , which are shown as:
T OPT for FP design using SiO
Or using " DIE as a parameter, the above two equations can be combined as:
These equations are intentionally defined to generate T OPT slightly larger than those obtained from numerical simulations to leave a safety margin. On the other hand, for some reported GaN SBDs directly made on low-carrier-concentration bulk GaN substrates OE31; 41 , a relatively thinner dielectric film would be enough for their FP structure as those diodes usually work in NPT mode. 
Summary
Due to the superior material characteristics of GaN, GaNbased SBDs have great potential in power electrics application. To achieve a high blocking voltage, suitable edge termination techniques have to be applied in device design. The simulation analysis presented in this work provides a detailed picture of the effects of FP edge termination for GaN-based SBDs. All the main parameters are taken into account to develop a full set of design rules. Firstly, the mechanism of the field crowding effect near the Schottky contact edge is discussed. The field enhancement factor Á is found to be mainly determined by the depletion depth within the GaN voltage blocking layer. The working mechanism of the FP structure is physically explained and confirmed by simulation of electric field profiles. Secondly, W FP is found to be long enough when it reaches the value of the maximum depletion depth (W MDD /. An optimum value (T OPT / for maximum BV exists for the dielectric film thickness T DIE as a result of competition between GaN breakdown and dielectric breakdown. For different dielectric materials, the product of dielectric permittivity and critical electric field is found to be a good index for evaluating their potential performance as FP insulators. Thirdly, T OPT and corresponding BVs are calculated for a wide scale of structural parameters. Empirical formulas are developed to calculate T OPT for Si 3 N 4 -FPs and SiO 2 -FPs.
